Alif Semiconductor /AE302F80F55D5AE_CM55_HP_View /I2C0 /I2C_TAR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as I2C_TAR

SPECIAL=Val_0x0, IC_10BITADDR_MASTER=Val_0x0, DEVICE_ID=Val_0x0, GC_OR_START=Val_0x0

Description

Target Address Register

Fields

IC_TAR	This is the target address for any master transaction. When transmitting a General Call, these bits are ignored. To generate a START_BYTE command, the CPU needs to write only once into these bits. If the I2C_TAR and I2C_SAR[IC_SAR] are the same, loopback exists but the FIFOs are shared between master and slave, so full loopback is not feasible. Only one direction loopback mode is supported (simplex), not duplex. A master can not transmit to itself; it can transmit to only a slave.
GC_OR_START	If bit SPECIAL is set to 1 and bit DEVICE_ID is set to 0, then this bit indicates whether a General Call or START byte command is performed by the I2C. General Call Address-after issuing a General Call, only writes may be performed. Attempting to issue a read command results in setting I2C_RAW_INTR_STAT[TX_ABRT] bit. The I2C remains in General Call mode until the SPECIAL bit value is cleared. 0 (Val_0x0): GENERAL_CALL byte transmission 1 (Val_0x1): START BYTE transmission
SPECIAL	This bit indicates whether software performs a DEVICE_ID or General Call or START BYTE command. 0 (Val_0x0): Disables programming of GENERAL_CALL or START_BYTE transmission. Ignore GC_OR_START bit and use I2C_TAR normally. 1 (Val_0x1): Enables programming of GENERAL_CALL or START_BYTE transmission. Perform special I2C command as specified in Device_ID or GC_OR_START bit.
IC_10BITADDR_MASTER	This bit controls whether the I2C starts its transfers in 7-bit or 10-bit addressing mode when acting as a master. 0 (Val_0x0): 7-bit addressing mode 1 (Val_0x1): 10-bit addressing mode
DEVICE_ID	If bit SPECIAL is set to 1, then this bit indicates whether a Device-ID of a particular slave mentioned in I2C_TAR[IC_TAR] is to be performed by the I2C Master. 0 (Val_0x0): Disables programming of DEVICE-ID transmission. Device-ID is not performed and checks I2C_TAR[GC_OR_START] to perform either general call or START byte command. 1 (Val_0x1): Enables programming of DEVICE-ID transmission. Device-ID transfer is performed and bytes based on the number of read commands in the Tx FIFO are received from the targeted slave and put in the Rx FIFO.

Links

() ()